

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/943,383 08/31/2001		08/31/2001	Arulkumar P. Shanmugasundram	5920/FET/DV	7797		
32588	7590	04/14/2006		EXAM	EXAMINER		
		IALS, INC.	COLEMAN, WILLIAM D				
2881 SCOTT BLVD. M/S 2061 SANTA CLARA, CA 95050			•	ART UNIT	PAPER NUMBER		
•	ŕ		· ·	2823	•		
				DATE MAILED: 04/14/2006			

Please find below and/or attached an Office communication concerning this application or proceeding.

-1					5~
		Application	n No.	Applicant(s)	
		09/943,38	3	SHANMUGASUNDRAM ET A	L.
	Office Action Summary	Examiner		Art Unit	
		W. David C		2823	
Period fo	The MAILING DATE of this communication or Reply	appears on the	cover sheet with th	e correspondence address	
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR RECHEVER IS LONGER, FROM THE MAILING asions of time may be available under the provisions of 37 CF SIX (6) MONTHS from the mailing date of this communication period for reply is specified above, the maximum statutory per to reply within the set or extended period for reply will, by streply received by the Office later than three months after the need patent term adjustment. See 37 CFR 1.704(b).	G DATE OF TH R 1.136(a). In no eve n. eriod will apply and wil tatute, cause the appli	IS COMMUNICATI nt, however, may a reply be expire SIX (6) MONTHS for cation to become ABANDO	ION. e timely filed from the mailing date of this communication. DNED (35 U.S.C. § 133).	
Status					
2a)□	Responsive to communication(s) filed on 1 This action is <b>FINAL</b> . 2b) Since this application is in condition for allocation in accordance with the practice und	This action is no owance except	on-final. for formal matters,		
Disnositi	ion of Claims	·			
5)□ 6)⊠ 7)□ 8)□	Claim(s) <u>1-80</u> is/are pending in the applica 4a) Of the above claim(s) <u>55-72</u> is/are with Claim(s) is/are allowed. Claim(s) <u>1-54 and 73-80</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and	drawn from con			
Applicat	ion Papers				
10)	The specification is objected to by the Exar The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the co The oath or declaration is objected to by the	accepted or b)[ the drawing(s) b	e held in abeyance. ed if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 CFR 1.121(d).	
Priority (	ınder 35 U.S.C. § 119				
a)	Acknowledgment is made of a claim for force All b) Some * c) None of:  1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International Busee the attached detailed Office action for a	nents have beer nents have beer priority docume ureau (PCT Rule	n received. n received in Applio nts have been rece e 17.2(a)).	cation No eived in this National Stage	,
2) Notice 3) Infor	t(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948 mation Disclosure Statement(s) (PTO-1449 or PTO/SE or No(s)/Mail Date <u>02/05</u> .		4) Interview Summ Paper No(s)/Ma 5) Notice of Inform 6) Other:		

Application/Control Number: 09/943,383 Page 2

Art Unit: 2823

### **DETAILED ACTION**

## Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on February 15, 2006 has been entered.

# Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- 2. Claims 1-54 and 73-76 are rejected under 35 U.S.C. 102(a) as being anticipated by Zuniga et al., European Patent Application Publication EP 1 066 925 A2.
  Zuniga discloses a semiconductor process as claimed. See FIGS. 1-8 where Zuniga teaches the claimed invention.
- Pertaining to claim 1, <u>Zuniga</u> teaches a method for controlling one or more wafer properties in a semiconductor processing tool using data collected from an in situ sensor, where at least one of said one or more wafer properties comprises within-wafer uniformity, said method comprising the steps of:
- (1) setting recipe parameters relating to said wafer property according to a process model, wherein said model is used to predict wafer outputs (FIG. 6);

- (2) executing a process on a wafer with the tool according to said recipe parameters;
- (3) collecting data (see **FIG. 6**) relating to said one or more wafer properties during execution of said process with said in situ sensor;
- (4) adjusting said process by modifying said recipe parameters according to comparisons between said data collected by said in situ sensor relating to said wafer properties and results predicted by said model; and
- (5) using said data collected by said in situ sensor in a process on a subsequent wafer to be executed by the tool (see **FIG. 1** also this is well known as a run-to-run process).
- 4. Pertaining to claim 2, <u>Zuniga</u> teaches the method of claim 1, wherein said property comprises wafer thickness due to a CMP (chemical-mechanical polish process the thickness of the wafer will change).
- 5. Pertaining to claim 3, <u>Zuniga</u> teaches the method of claim 1, wherein said tool comprises a polishing device.
- 6. Pertaining to claim 4, <u>Zuniga</u> teaches the method of claim 1, wherein said tool comprises a plurality of processing resources, each of which includes an in situ sensor, and wherein data from one in situ sensor may be forwarded to another processing resource in real time during execution of said process.
- 7. Pertaining to claim 5, <u>Zuniga</u> teaches the method of claim 1, further comprising the step of collecting data from an inline sensor; and integrating said data collected from said inline sensor with said data collected from said in situ sensor before processing said subsequent wafer (hence, run-to-run process).

Art Unit: 2823

Pertaining to claim 6, Zuniga teaches the method of claim 5, wherein data collected from 8. said inline sensor is utilized to calibrate said in situ sensor.

Page 4

- Pertaining to claim 7, Zuniga teaches the method of claim 1, further comprising the step 9. of collecting data from a sensor located at an upstream tool; and integrating said data collected from said upstream tool with said data collected from said in situ sensor before processing said subsequent wafer.
- 10. Pertaining to claim 8, Zuniga teaches the method of claim 7, wherein data collected from said upstream tool is utilized to calibrate said in situ sensor.
- Pertaining to claim 9, Zuniga teaches the method of claim 1, wherein said parameters 11. include a processing time (column 11, line 58).
- Pertaining to claim 10, Zuniga teaches the method of claim 1, wherein said data collected 12. by said in situ sensor is used for run- to-run control on subsequent wafers processed by said tool.
- Pertaining to claim 11, Zuniga teaches the method of claim 1, wherein said tool 13. comprises a plurality of processing devices, each of which includes an in situ sensor, and wherein data from one in situ sensor may be compared with data from another in situ sensor to in real time to compare results from each device.
- Pertaining to claim 12, Zuniga teaches a method for controlling a one or more wafer 14. properties in a semiconductor processing tool using data collected from an in situ sensor, where at least one of said one or more wafer properties comprises within-wafer uniformity, said method comprising the steps of:

- (1) collecting data with said in situ sensor relating to said one or more wafer properties during a process executed according to wafer recipe parameters;
- (2) adjusting said process by modifying said recipe parameters according to comparisons between said data collected by said in situ sensor relating to said wafer properties and results predicted by a process model used to predict wafer outputs; and
- (3) using said data collected by said in situ sensor in a process on a subsequent wafer to be executed by the tool.
- 15. Pertaining to claim 13, <u>Zuniga</u> teaches the method of claim 12, wherein said step of adjusting comprises increasing or decreasing a processing time.
- 16. Pertaining to claim 14, <u>Zuniga</u> teaches the method of claim 13, wherein said processing time comprises polishing time.
- 17. Pertaining to claim 15, <u>Zuniga</u> teaches the method of claim 12, wherein said tool comprises a plurality of processing resources, each of which includes an in situ sensor, and wherein data from one in situ sensor may be forwarded to another processing resource in real time during execution of said process.
- 18. Pertaining to claim 16, <u>Zuniga</u> teaches the method of claim 12, further comprising the step of collecting data from an inline sensor; and integrating said data collected from said inline sensor with said data collected from said in situ sensor before processing said subsequent wafer.
- 19. Pertaining to claim 17, <u>Zuniga</u> teaches the method of claim 12, further comprising the step of collecting data from a sensor located at an upstream tool; and

integrating said data collected from said upstream tool with said data collected from said in situ sensor before processing said subsequent wafer.

- 20. Pertaining to claim 18, Zuniga teaches the method of claim 12, wherein said data collected by said in situ sensor is used for run-to-run control on subsequent wafers processed by said tool.
- 21. Pertaining to claim 19, <u>Zuniga</u> teaches a system for controlling one or more wafer properties, where at least one of said one or more wafer properties comprises within-wafer uniformity, comprising:

a semiconductor processing tool capable of executing a process for processing a wafer according to recipe parameters relating to one or more wafer properties;

an in situ sensor configured to collect data relating to said one or more wafer properties during execution of said process; and

a processor useable for setting said recipe parameters according to a process model for predicting wafer outputs, wherein said processor is utilizable for adjusting said process by modifying said recipe parameters according to comparisons between said data collected by said in situ sensor relating to said one or more wafer properties and results predicted by said model, and wherein said processor uses said data collected by said in situ sensor in a process on a subsequent wafer to be executed by the tool.

- 22. Pertaining to claim 20, <u>Zuniga</u> teaches the system of claim 19, wherein said on or more wafer properties comprises wafer thickness.
- 23. Pertaining to claim 21, <u>Zuniga</u> teaches the system of claim 19, wherein said tool comprises a polishing device.

Art Unit: 2823

24. Pertaining to claim 22, <u>Zuniga</u> teaches the system of claim 19, wherein said tool comprises a plurality of processing resources, each of which includes an in situ sensor, and wherein data from one in situ sensor may be forwarded to another processing resource in real time during execution of said process.

Page 7

- 25. Pertaining to claim 23, <u>Zuniga</u> teaches the system of claim 19, further comprising an inline sensor configured to collect data, wherein said data collected from said inline sensor is integrated with said data collected from said in situ sensor before processing said subsequent wafer.
- 26. Pertaining to claim 24, <u>Zuniga</u> teaches the system of claim 23, wherein data collected from said inline sensor is utilized to calibrate said in situ sensor.
- 27. Pertaining to claim 25, <u>Zuniga</u> teaches the system of claim 19, further comprising a sensor located at an upstream tool configured to collect data, wherein said data collected from said upstream tool is integrated with said data collected from said in situ sensor before processing said subsequent wafer.
- 28. Pertaining to claim 26, <u>Zuniga</u> teaches the system of claim 25, wherein data collected from said upstream tool is utilized to calibrate said in situ sensor.
- 29. Pertaining to claim 27, <u>Zuniga</u> teaches the system of claim 19, wherein said parameters include a processing time.
- 30. Pertaining to claim 28, <u>Zuniga</u> teaches the system of claim 19, wherein said data collected by said in situ sensor is used for run-to-run control on subsequent wafers processed by said tool.

- 31. Pertaining to claim 29, Zuniga teaches the system of claim 19, wherein said tool comprises a plurality of processing devices, each of which includes an in situ sensor, and wherein data from one in situ sensor may be compared with data from another in situ sensor to in real time to compare results from each device.
- 32. Pertaining to claim 30, <u>Zuniga</u> teaches a system for controlling one or more wafer properties, where at least one of said one or more wafer properties comprises within-wafer uniformity comprising:

an in situ sensor for collecting data relating to said on or more wafer properties during a process executed by a semiconductor processing tool according to wafer recipe parameters; a processor configured to adjust said process by modifying said recipe parameters according to comparisons between said data collected by said in situ sensor relating to said one or more wafer properties and results predicted by a process model used to predict wafer outputs; and wherein said processor is configured to use said data collected by said in situ sensor in a process on a subsequent wafer to be executed by the tool.

- 33. Pertaining to claim 31, <u>Zuniga</u> teaches the system of claim 30, wherein said processor is configured to increase or decrease a processing time of the tool.
- 34. Pertaining to claim 32, <u>Zuniga</u> teaches the system of claim 31, wherein said processing time comprises polishing time.
- 35. Pertaining to claim 33, <u>Zuniga</u> teaches the system of claim 30, wherein said tool comprises a plurality of processing resources, each of which includes an in situ sensor, and wherein data from one in situ sensor may be forwarded to another processing resource in real time during execution of said process.

Art Unit: 2823

Page 9

- 36. Pertaining to claim 34, <u>Zuniga</u> teaches the system of claim 30, further comprising an inline sensor configured to collect data, and wherein said inline sensor is adapted to integrate said collected data with said data collected from said in situ sensor before processing said subsequent wafer.
- 37. Pertaining to claim 35, <u>Zuniga</u> teaches the system of claim 30, further comprising a sensor located at an upstream tool configured to collect data, and wherein said sensor is adapted to integrate said collected data with said data collected from said in situ sensor before processing said subsequent wafer.
- 38. Pertaining to claim 36, <u>Zuniga</u> teaches the system of claim 30, wherein said data collected by said in situ sensor is used for run-to-run control on subsequent wafers processed by said tool.
- Pertaining to claim 37, Zuniga teaches a system for controlling one or more wafer properties in a semiconductor processing tool using data collected from an in situ sensor, where at least one of said one or more wafer properties comprises within-wafer uniformity, said system comprising:

means for setting recipe parameters relating to said one or more wafer properties according to a process model, wherein said model is used to predict wafer outputs;

means for executing a process on a wafer with the tool according to said recipe parameters; means for collecting data relating to said one or more wafer properties during execution of said process with said in situ sensor;

means for adjusting said process by modifying said recipe parameters according to comparisons between said data collected by said in situ sensor relating to said wafer property and results predicted by said model; and

means for using use said data collected by said in situ sensor in a process on a subsequent wafer to be executed by the tool.

- 40. Pertaining to claim 38, <u>Zuniga</u> teaches the system of claim 37, wherein said one or more wafer properties comprises wafer thickness.
- 41. Pertaining to claim 39, <u>Zuniga</u> teaches the system of claim 37, wherein said tool comprises a polishing device.
- 42. Pertaining to claim 40, <u>Zuniga</u> teaches the system of claim 37, wherein said tool comprises a plurality of processing resources, each of which includes an in situ sensor, and wherein data from one in situ sensor may be forwarded to another processing resource in real time during execution of said process.
- Pertaining to claim 41, Zuniga teaches the system of claim 37, further comprising means for collecting data from an inline sensor; and means for integrating said data collected from said inline sensor with said data collected from said in situ sensor before processing said subsequent wafer.
- 44. Pertaining to claim 42, <u>Zuniga</u> teaches the system of claim 41, wherein data collected from said inline sensor is utilized to calibrate said in situ sensor.
- 45. Pertaining to claim 43, <u>Zuniga</u> teaches the system of claim 37, further comprising means for collecting data from a sensor located at an upstream tool; and

means for integrating said data collected from said upstream tool with said data collected from said in situ sensor before processing said subsequent wafer.

- 46. Pertaining to claim 44, <u>Zuniga</u> teaches the system of claim 43, wherein data collected from said upstream tool is utilized to calibrate said in situ sensor.
- 47. Pertaining to claim 45, <u>Zuniga</u> teaches the system of claim 37, wherein said parameters include a processing time.
- 48. Pertaining to claim 46, <u>Zuniga</u> teaches the system of claim 37, wherein said data collected by said in situ sensor is used for run-to-run control on subsequent wafers processed by said tool.
- 49. Pertaining to claim 47, <u>Zuniga</u> teaches the system of claim 37, wherein said tool comprises a plurality of processing devices, each of which includes an in situ sensor, and wherein data from one in situ sensor may be compared with data from another in situ sensor to in real time to compare results from each device.
- Pertaining to claim 48, <u>Zuniga</u> teaches a system for controlling one or more wafer properties in a semiconductor processing tool using data collected from an in situ sensor, where at least one or more wafer properties comprises within-wafer uniformity, said system comprising:

means for collecting data with said in situ sensor relating to said one or more wafer properties during a process executed according to wafer recipe parameters;

means for adjusting said process by modifying said recipe parameters according to comparisons between said data collected by said in situ sensor relating to said one or more wafer properties and results predicted by a process model used to predict wafer outputs; and

means for using said data collected by said in situ sensor in a process on a subsequent wafer to

Page 12

be executed by the tool.

51. Pertaining to claim 49, <u>Zuniga</u> teaches the system of claim 48, wherein said means for adjusting comprises means for increasing or decreasing a processing time.

- 52. Pertaining to claim 50, <u>Zuniga</u> teaches the system of claim 49, wherein said processing time comprises polishing time.
- 53. Pertaining to claim 51, <u>Zuniga</u> teaches the system of claim 48, wherein said tool comprises a plurality of processing resources, each of which includes an in situ sensor, and wherein data from one in situ sensor may be forwarded to another processing resource in real time during execution of said process.
- 54. Pertaining to claim 52, <u>Zuniga</u> teaches the system of claim 48, further comprising means for collecting data from an inline sensor; and means for integrating said data collected from said inline sensor with said data collected from said in situ sensor before processing said subsequent wafer.
- 55. Pertaining to claim 53, Zuniga teaches the system of claim 48, further comprising means for collecting data from a sensor located at an upstream tool; and means for integrating said data collected from said upstream tool with said data collected from said in situ sensor before processing said subsequent wafer.
- 56. Pertaining to claim 54, <u>Zuniga</u> teaches the system of claim 48, wherein said data collected by said in situ sensor is used for run-to-run control on subsequent wafers processed by said tool.

Application/Control Number: 09/943,383 Page 13

Art Unit: 2823

Pertaining to claim 73, <u>Zuniga</u> teaches a method for controlling within-wafer uniformity in a semiconductor processing tool using data collected from an in situ sensor, said method comprising the steps of:

- (1) setting recipe parameters relating to said within-wafer uniformity according to a process model, wherein said model is used to predict wafer outputs;
- (2) executing a process on a wafer with the tool according to said recipe parameters;
- (3) collecting data relating to said within-wafer uniformity during execution of said process with said in situ sensor;
- (4) adjusting said process by modifying said recipe parameters according to comparisons between said data collected by said in situ sensor relating to said within-wafer uniformity and results predicted by said model.
- 58. Pertaining to claim 74, <u>Zuniga</u> teaches the method of claim 73, wherein said tool comprises a polishing device.
- 59. Pertaining to claim 75, <u>Zuniga</u> teaches the method of claim 73, further comprising the step of comprises a plurality of processing resources, each of which includes an in situ sensor, and wherein data from one in situ sensor may be forwarded to another processing resource in real time during execution of said process.
- 60. Pertaining to claim 76, <u>Zuniga</u> teaches the method of claim 73, further comprising the step of collecting data from an inline sensor; and

Integrating said data collected from said inline sensor with said data collected from said in situ sensor before processing said subsequent wafer.

Art Unit: 2823

61. Pertaining to claim 77, Zuniga teaches a method for controlling one or more wafer properties in a semiconductor processing tool using data collected from an in situ sensor, said method comprising the steps of:

Page 14

- (1) generating recipe parameters relating to said one or more wafer properties according to a process model, where at least one of said one or more wafer properties comprises within-wafer uniformity, and wherein said model is used to predict wafer outputs;
  - (2) executing a process on a wafer with the tool according to said recipe parameters;
- collecting data relating to said one or more wafer properties during execution of (3) said process with the in situ sensor;
- comparing said data collected by the in situ sensor relating to said one or more (4) wafer properties with results predicted by said model;
- adjusting said process by modifying said recipe parameters in accordance with (5) results of said step (4);
- using said data collected by said in situ sensor in a process on a subsequent wafer (6) to be executed by the tool.
- 62. Pertaining to claim 78, Zuniga teaches the method of claim 77, wherein said recipe parameters include a bulk removal step.
- 63. Pertaining to claim 79, Zuniga teaches the method of claim 77, wherein said one or more wafer properties comprises wafer thickness.

Application/Control Number: 09/943,383 Page 15

Art Unit: 2823

63. Pertaining to claim 80., Zuniga teaches the method of claim 77, further comprising the step of collecting data from an inline sensor; and

integrating said data collected from said inline sensor with said data collected from said in situ sensor before processing said subsequent wafer (please note, that this is part of the "run to run" process)

#### Conclusion

- Any inquiry concerning this communication or earlier communications from the examiner should be directed to W. David Coleman whose telephone number is 571-272-1856.

  The examiner can normally be reached on Monday-Friday 9:00 AM 5:30 PM.
- 62. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
- Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



W. David Coleman

W. DAVID COLEMAN PRIMARY EXAMINER